C++20 on Xilinx FPGA with SYCL for Vitis - Ronan Keryell - CppCon 2021 | CppCon | Podwise